verilog HDLBits刷题[Karnaugh Map to Circuit]“Exams/m2014 q3”---Kamaugh map

verilog HDLBits刷题[Karnaugh Map to Circuit]“Exams/m2014 q3”---Kamaugh map
题目module top_module ( input [4:1] x, output f ); assign f(~x[1]x[3])|(x[2]x[4]); endmodule

最新新闻

日新闻

周新闻

月新闻